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ABSTRACT 
 
Dual-junction solar cells formed by a GaAsP or GaInP top 
cell and a silicon bottom cell seem to be attractive 
candidates to materialize the long sought-for integration of 
III-V materials on silicon for photovoltaic applications. 
Such integration would offer a cost breakthrough for 
photovoltaic technology, unifying the low cost of silicon 
and the efficiency potential of III-V multijunction solar cells. 
In this study, we analyze several factors influencing the 
performance of the bottom subcell of this dual-junction, 
namely, 1) the formation of the emitter as a result of the 
phosphorus diffusion that takes place during the 
prenucleation temperature ramp and during the growth of 
the III-V layers; 2) the degradation in surface morphology 
during diffusion; and 3) the quality needed for the 
passivation provided by the GaP layer on the emitter. 
 
INTRODUCTION 
 
Multijunction solar cell architectures offer a tremendous 
potential for achieving very high photovoltaic conversion 
efficiencies. However, state-of-the-art III-V multijunction 
designs are based on a substrate material (namely 
germanium) which is both costly and rare. These two 
factors have given rise to an active quest for alternative 
substrates, where silicon emerges as a natural choice as a 
result of its abundance and relative low cost with pristine 
crystallographic quality. In this context, the integration of 
III-V materials on silicon substrates offers a tremendous 
potential to fabricate highly efficient photovoltaic devices. 
Consequently, interesting efforts in this direction were 
carried out in the 90s of the past century and have 
remerged strongly in the last years. One of the most 
successful approaches so far investigated is based on the 
use of a GaP nucleation layer to achieve a defect-free III-V 
template on silicon [1-3]. On this template GaAsP or 
GaInP graded buffers can be grown, onto which GaAsP or 
GaInP topcells of the adequate bandgap can be 
integrated, thus forming a GaAsP/Silicon [4-5] or a 
GaInP/Silicon [6] dual junction solar cell (structure 
depicted in figure 1). This paper reviews both theoretically 
and experimentally several key features for the bottom 
subcell in this design to optimize the overall performance. 
In summary, we investigate 1) the formation of the emitter 
as a result of the phosphorus diffusion that takes place 
during the MOVPE process; 2) the degradation in 
substrate surface morphology during diffusion and 3) 
quality needed for the passivation provided by the GaP 
layer on the silicon subcell emitter. 
 
 
Figure 1.  Structure of the III-V on Si tandem solar cell 
structure considered in this work  
 
EXPERIMENTAL 
 
GaP nucleation layers on silicon substrates were grown by 
Metalorganic Vapor Phase Epitaxy (MOVPE) in a 
horizontal, low pressure, AIX200/4 reactor. The precursors 
used were trimethylgallium (TMGa) and pure phosphine 
(PH3). The growths were carried out using 14 slpm of Pd-
purified hydrogen as the carrier gas. The substrates used 
were Czochralski grown silicon wafers oriented (100) with 
a miscut of 2º towards the nearest (110) plane, and were 
doped with boron (p-type) up to a resistivity 5-10 Ω·cm. 
The silicon oxide on the substrates was chemically etched 
using a simplified version of the method described by 
Ishizaka and Shiraki [7]. The surface morphology of the 
samples was examined by AFM using a Digital 
Instruments-Multimode IIIa microscope working in tapping 
mode, and images were processed using a free software 
tool [8]. Conventional Si cantilevers with a typical 
resonance frequency of 300 kHz were used as tips. 
Phosphorus diffusion profiles have been evaluated by 
means of Electrochemical Capacitance-Voltage profiling 
(ECV) using NH4F/HF as electrolyte. The sheet resistance 
of the diffused layer was measured with a 4-point probe. 
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Figure 2.  Phosphorus diffusion profiles in silicon for 
times ranging from 0.5h to 4h and temperatures of 
675ºC and 825ºC. Horizontal lines represent the 
background doping of wafers with different resistivity. 
 
PHOSPHORUS DIFFUSION AND SILICON SUBCELL 
EMITTER DESIGN 
 
When manufacturing a multi-junction solar cell on silicon, 
one of the first processes to be addressed is the formation 
of the emitter of the silicon subcell. Essentially, two 
alternatives exist for this process: 1) the emitter can be 
grown epitaxially, which implies that the III-V on Si cell will 
start with the homoepitaxial growth of n-type silicon on the 
p-type wafer; 2) mimicking what is done on III-V on Ge 
multijunction solar cell technology, the emitter of the 
silicon subcell can be formed by diffusion of a group-V 
element at the initial stages of the heteroepitaxial process.  
 
The use of homoepitaxial growth has demonstrated to be 
a beneficial factor in the production of high quality GaP 
layers [2,3], though introduces an additional degree of 
complexity in the epitaxial process. However, several 
groups have also reported high quality GaP layers without 
homoepitaxial silicon buffers [1, 4]. Accordingly, we will 
focus on this strategy and consider the formation of the 
emitter from diffusion (as indicated in figure 1) as is the 
case in conventional triple-junction solar cells based on 
germanium. 
 
Phosphorus diffusion in crystalline silicon is a well known 
phenomenon which has been thoroughly studied in the 
past 40 years [9]. However, the formation of the n++ 
emitter in the silicon subcell in a MOVPE environment is a 
complex process somewhat dissimilar to the traditional 
diffusion step in conventional PV technology. In a MOVPE 
reactor, at the initial stage (pre-nucleation) several 
phosphorus compounds may coexist depending on the 
process followed and the temperature used: atomic P 
desorbed from the reactor walls and susceptor; PH3 
intentionally injected and the byproducts of its pyrolysis 
(PH2). All these compounds interact with the wafer surface 
to provide a final coverage of P dimmers. As a result of a 
given phosphorus surface coverage at the elevated 
temperatures characteristic of the MOVPE process, 
diffusion of P into the wafer takes place. In a second stage 
(in a process without a silicon homoepitaxial buffer), GaP 
nucleation starts while still an important phosphorus 
supply remains as a result of interdiffusion between the 
epilayer and the silicon substrate. Finally, in a third stage, 
during the growth of the graded buffer and the top subcell 
(figure 1), the diffused phosphorus further penetrates into 
the substrate. In summary, the final junction depth will be 
combined result of these processes. 
 
In order to have a first estimate of the emitter P profile and 
thickness, diffusion models for phosphorus in silicon have 
been implemented considering the various mechanisms 
(vacancy-mediated diffusion at high P concentrations and 
an interstitially driven diffusion at lower P concentrations) 
that give rise to the typical kink-and-tail profiles [9]. The 
simulations only consider three independent parameters: 
diffusion temperature, time and phosphorus concentration 
at the surface; and have been calculated considering an 
unlimited phosphorus supply during the whole process 
(which might not be the case for all situations in a MOVPE 
reactor) due to the balance between P and H in the 
surface coverage [10]. Figure 2 shows an example of the 
diffusion profiles simulated for two different temperatures 
(675ºC and 825ºC) and times ranging from 0.5h to 4h. 
These temperatures define two characteristics cases for 
the temperatures involved in the growth of the III-V silicon. 
Typically, an initial short time (0.5-1 hour) anneal at high 
temperatures (820-1050ºC) takes place to desorb the 
oxide and to create the double step configuration that 
avoids the formation of antiphase domains. In some 
recipes, a GaP nucleation layer is also grown at this high 
temperature range [1]. A temperature of 825ºC can be 
seen as lower limit for this high temperature regime, 
though higher temperatures seem to be needed for a 
complete removal of the oxide layer in a MOVPE 
environment [11]. In a subsequent stage, the growth of the 
III-V layers takes place for some hours (1-4) at 
significantly lower temperatures (500-675ºC). A 
temperature of 675ºC could represent a typical maximum 
temperate for this step. As shown by figure 2, which aims 
to provide a visual appraisal of the impact of diffusions 
taking place at these two limiting cases, the penetration of 
phosphorus at temperatures of 675º (or lower) will be very 
shallow even for long times, whilst yet short anneals at 
825ºC will cause P diffusions with much deeper 
penetration both for the saturation and tail regions. The 
actual junction depth will depend on the original wafer 
doping (resistivity) as indicated by horizontal lines in figure 
2. In summary, figure 2 indicates that phosphorus 
exposure during the high temperate pre-nucleation phase, 
either intentional (PH3 flush) or unintentional (P 
background pressure in the reactor), may be the 
determinant step in terms of emitter formation in the silicon 
sub-cell. 
 
In order to confirm the trends suggested by the diffusion 
models several wafers were annealed at 825ºC for one 
hour under different flows of PH3. The diffusion profiles 
obtained were measured by ECV profiling and are shown 
in figure 3. Leaving aside possible deviations in the real 
surface temperature of the wafer, there is an evident 
disagreement between the modeled diffusion profiles and 
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the experimental free electron concentration as measured 
by ECV. For conventional silicon technology, the chemical 
and the electrical concentration overlap for concentrations 
below 1020 cm-3, so electrical activation of P cannot 
account for this huge difference. It seems that the origin of 
this difference is fundamentally linked to the phosphorus 
surface concentration used in the calculations (2·1020 cm-
3), which is roughly an order of magnitude higher than the 
values measured (3·1019 cm-3). These values are in 
agreement with other studies using PH3 as the dopant 
source [12] and maybe the result out-diffusion, impact of 
atomic hydrogen in the diffusion, or of the self-limiting 
nature of the adsorption process of phosphorus on the 
silicon surface. This self-limitation causes that the 
saturation of the surface coverage with phosphorus can be 
attained with rather low PH3 flows. Higher PH3 flows do 
not increase the surface coverage (i.e. the P surface 
concentration) as shown by figure 3, in which the profiles 
obtained with 100 sccm and 450 sccm are virtually 
identical for the initial part of the profile (x<80nm) where 
lower error is to be expected.  
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Figure 3.  ECV Profiles measured on silicon wafers 
annealed at 825ºC under different flows of PH3. The 
expected theoretical profile is included as a solid line. 
White symbols represent experiments conducted at 
100 mbar with a total reactor flow of 14 slpm 
 
Figure 4 shows some simulations made using PC1D for 
the internal quantum efficiency (IQE) of silicon solar cells 
with the emitter profiles shown in figure 2 for diffusions at 
825ºC on a substrate with a resistivity of 1 Ω·cm. The 
absorption edges for three different GaAsP compositions 
for the top cells –namely, GaAs0.6P0.4, GaAs0.7P0.3 and 
GaAs0.8P0.2− are also indicated in the figure. This figure 
shows that the region (shadowed in gray) where the 
differences in IQE are apparent due to the different emitter 
designs lies above the absorption edge of any of the 
GaAsP compositions considered. Thereby, as in a tandem 
configuration only the high-wavelength part of the 
spectrum reaches the bottom subcell, its effective IQE will 
be basically independent of the P diffusion depth. In other 
words, the short circuit current attained by the bottom 
subcell will be basically determined by the cell base (i.e. 
the p-type silicon substrate), provided that the MOVPE 
environment introduces no significant degradation of its 
SRH lifetime. Therefore, the emitters formed by P diffusion 
need to be thick enough to minimize the risk of shunts, 
while still thin for the maximization of open circuit voltage 
through the minimization of emitter saturation currents. 
 
 
Figure 4.  Simulated internal quantum efficiency of a 
Si solar cell with the emitter profiles shown in fig. 2 for 
diffusions at 825ºC on a substrate with resistivity of 1 
Ω·cm. Absorption edges for three different GaAsP 
compositions of the top cells are indicated 
 
SURFACE MORPHOLOGY 
 
A side effect of the diffusion process can be the 
degradation of the substrate surface morphology. It has 
been described that exposure of silicon (100) surfaces to 
PH3 may result in roughening of the surface due to silicon 
hydridation and subsequent dimmer displacement [13, 14].  
Other authors have also observed the formation of SiP 
compounds [15]. Roughening and foreign species typically 
generate antiphase disorder and other crystallographic 
defects in the GaP nucleation layer, which grows 
exhibiting poor morphology and thus limiting the quality of 
the active layers of the device. Consequently, the optimum 
diffusion conditions for the formation of the bottom subcell 
emitter have to be attained without degrading the 
morphology of the substrate. 
 
Figure 5 illustrates the impact of a PH3 anneal on the 
surface morphology of the silicon wafer. This figure 
represents AFM topography scans of samples annealed 
during one hour at 825ºC under different flows of PH3, 
being the reactor pressure during the anneal of 100 mbar. 
A sample annealed under the same conditions but without 
PH3 is also included to evaluate the effect of the heating 
process itself and of the uncontrolled presence of atomic P 
desorbed from the reactor walls and susceptor on the 
surface. As shown by the random presence of dark dots in 
all scans, all samples present pits (holes), which were not 
present in the AFM scans of as received wafers (not 
shown). As indicated in Table I, a clear change in surface 
RMS roughness can be appreciated in the samples 
exposed to PH3 (30-60% increase). Surface skewness –
978-1-4244-9965-6/11/$26.00 ©2011 IEEE 000786
which should be zero for a morphology consisting of evenly 
distributed peaks and valleys of homogeneous heights– is 
negative in the three cases, indicating that the samples 
present larger valleys (holes) than peaks. Surface kurtosis 
also increases with PH3 anneal suggesting a transition to a 
spikier surface. 
 
Table I: Roughness parameters of the AFM scans 
included in Fig 5. 
Sample RMS roughness 
Surface 
skewness 
Surface 
kurtosis 
No PH3 0.237 nm -0.425 3.822 
PH3=100  0.376 nm -0.876 4.005 
PH3=450  0.306 nm -0.733 4.243 
 
 
 
Figure 5.  AFM topography scans of silicon wafers 
annealed at 825ºC for 60 min. under different PH3 
flows. The images in the right column are plain views 
and the images on the left are 3D representations of 
the same image. (a) No PH3; (b) 100 sccm of PH3;  
(c) 450 sccm of PH3. RMS roughness for each case is 
indicated on the top-right corner of each scan.  
 
 
Figure 6.  (a)STEM image of a GaP layer grown on 
silicon; (b) HRSTEM detail of the GaP/Si interface ; 
and (c) TEM detail of the GaP/Si interface 
 
In order to assess the suitability of these surfaces for 
subsequent III-V growth, GaP nucleation layers were 
grown on surfaces with these roughness parameters. TEM 
analysis of these layers (shown in figure 6) reveals 
interfaces of very good crystallographic quality. Figure 6.a 
shows an exemplary STEM micrograph of this GaP layer 
where roughness observable at both interfaces (GaP/Si 
and GaP/resin). In fact, the morphology of the top GaP 
surface has to be greatly improved. However, inside the 
GaP nucleation layer, no stacking faults, microtwins were 
found and only a few dislocations were detected in the 
samples where this layer was grown too thick (i.e. when 
surpassing the critical thickness). Figure 6.b represents a 
high resolution STEM image of the interface. The grayish 
transition between the GaP and the silicon is believed to be 
the topmost heavily P-diffused surface of the silicon wafer. 
Figure 6.c is a TEM micrograph of the GaP/Si interface; 
which lies across the darker shadow extending from the 
top-left to the bottom-right corner of the picture. Again, the 
roughness revealed by AFM measurements is observable. 
Nevertheless, the darkening is believed to be an artifact 
from the polishing of the samples for TEM preparation, as a 
result of the different mechanical properties of GaP and Si. 
Diffraction analyses at the interface (not shown) indicate no 
trace of oxide or other compounds, and an abrupt transition 
between both materials. 
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GaP PASSIVATION OF THE SILICON EMITTER 
 
A final aspect being evaluated is the quality of the 
passivation provided by the GaP nucleation layer to the 
emitter of the silicon subcell. Emitter passivation is an 
important issue in conventional crystalline silicon solar cell 
technology though it might not be so critical for the III-V-
on-silicon dual-junction solar cell due to the limited amount 
or high energy photons reaching the bottom subcell after 
the absorption in the upper layers. Figure 7 shows the 
internal quantum efficiency –simulated with PC1D– as a 
function of emitter surface recombination velocity (SRV) of 
a silicon solar cell with the emitter profiles shown in figure 
2 for a diffusion of 60 min at 825ºC on a substrate with 
resistivity of 1 Ω·cm. The wavelengths shadowed in gray 
in the figure would be filtered by a GaAs0.8P0.2 top cell. 
Accordingly, from 650 nm onwards the IQE seems 
unaffected by changes in three orders of magnitude in the 
emitter surface recombination velocity (all curves virtually 
overlap in this range). Thereby, emitter SRV is a 
parameter with little impact in the short circuit current of 
the bottom subcell, though it may impact the open circuit 
voltage through the emitter dark saturation current. The 
experimental characterization of the SRV at the GaP/Si 
interface is ongoing using Photoconductive Decay (PCD) 
and will be presented in future works. 
 
 
 
Figure 7.  Simulated internal quantum efficiency as a 
function of emitter surface recombination velocity of a 
silicon solar cell with the emitter profiles in figure 2 
for a diffusion of 60 min at 825ºC on a substrate with 
resistivity of 1 Ω·cm. Wavelengths shadowed in gray 
would be filtered by a GaAs0.8P0.2 top cell. 
 
 
SUMMARY AND CONCLUSIONS 
 
The integration of III-V materials on silicon may provide a 
cost breakthrough for photovoltaic technology, unifying the 
low cost of silicon and the efficiency potential of III-V 
multijunction solar cells. Dual-junction solar cells formed 
by a GaAsP or GaInP top cell and a silicon bottom cell 
seem to be excellent candidates for this integration and 
thereby have been intensely investigated in recent years. 
In this study, we analyze several factors influencing the 
performance of the bottom subcell of this dual-junction. To 
study the formation of the silicon subcell emitter we have 
implemented phosphorus diffusion models that consider 
vacancy-mediated diffusion at high P concentrations and 
an interstitially driven diffusion at lower P concentrations 
and thus are able to reproduce typical kink-and-tail profiles 
observed for P in Si. This model is being applied to the 
analysis of different diffusion experiments during the 
growth of GaP nucleation layers on silicon in a MOVPE 
reactor. Preliminary experiments reveal that the P diffusion 
actually taking place is less intense than predicted 
presumably as a result of a lower phosphorus surface 
concentration achievable when doping from a gas phase. 
AFM measurement indicate that some degradation of the 
morphology occurs when exposing the wafers to PH3 for 
diffusion , though the RMS roughness values measured 
seem tolerable for the growth of high quality nucleation 
layers. Finally, some simulations have been made to 
assess the impact of different surface recombination 
velocities for the GaP/Si interface on the internal quantum 
efficiency of the silicon bottom subcell. These simulations 
show that the influence of such interface is negligible for 
practical dual-junction designs since the top cell absorbs 
the wavelength range affected. 
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